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Improved Implementation of the Silicon Cochlea 
Lloyd Watts, Douglas A. Kerns, Richard F. Lyon, Member, IEEE, and Carver A. Mead 
Abstract-The original “analog electronic cochlea” of Lyon 
and Mead (1988) used a cascade of second-order filter sections 
in subthreshold analog VLSI to implement a low-power, real- 
time model of early auditory processing. Experience with many 
silicon-cochlea chips has allowed the identification of a number 
of important design issues, namely dynamic range, stability, 
device mismatch, and compactness. In this paper, the original 
design is discussed in light of these issues, and circuit and lay- 
out techniques are described which significantly improve its 
performance, robustness, and efficiency. Measurements from 
test chips verify the improved performance. 
I .  INTRODUCTION 
HE “analog electronic cochlea” of Lyon and Mead Tr11 used subthreshold analog VLSI to implement a 
low-power, real-time, biologically motivated model of 
early auditory processing. The model was based on a se- 
rial cascade of second-order filter sections whose cutoff 
frequencies decrease exponentially with distance into the 
cascade, to capture the essence of normal unidirectional 
wave propagation in real biological cochleas. By varying 
the degree of resonance in the second-order sections, it 
was possible to model both passive and active cochlear 
function. 
Since the original work, the silicon cochlea has been 
successfully used in several analog VLSI models of higher 
auditory function, including spatial localization [2], pitch 
detection [3], and a variety of correlator-based signal rep- 
resentations [4], [ 5 ] .  
Other analog VLSI models have recently been proposed 
in order to capture more of the fine detail of the biological 
cochlea function. These models include a cascade of third- 
order filter sections [6], a bidirectional transmission line 
based directly on cochlear fluid mechanics [7], and a first- 
order delay line which couples each stage into a gyrator- 
based resonant circuit [8]. While each of these approaches 
has strengths and weaknesses, the original cascade of sec- 
to improve the performance of the original silicon cochlea 
design, namely dynamic range, stability, device mis- 
match, and compactness. In this paper, the original de- 
sign is discussed in light of these issues, and circuit and 
layout techniques are described which significantly im- 
prove its performance, robustness, and efficiency. Test 
results are presented from a number of working chips. 
11. THE ORIGINAL C~RCUIT 
original cochlea design, as relevant to the present work. 
A .  The Transconductance Amplijier 
Fig. 1 shows the basic transconductance amplifier used 
in the original cochlea circuit. A transconductance ampli- 
fier biased in subthreshold has a hyperbolic tangent trans- 
fer characteristic given by 
In this section we review the important aspects of the 
where K is the back-gate coefficient (typical value 0.7) and 
the thermal voltage UT = k T / q  = 25.6 mV at room tem- 
perature. 
For small inputs, the amplifier behavior can be approx- 
imated as a linear transconductance: 
lout = g,ll(V+ - V - ) ,  ( V ,  - V-1 < 60 mV (2) 
where the transconductance g,,, is given by 
(3) 
and Ihla!, is exponentially controlled by the bias voltage 
(4) 
ond-order sections is desirable for its simplicity, com- 
pactness, and good performance. For large inputs, the output current Zout saturates at +Ih,aa. - -  
A number of major design issues have been identified 
B.  The Second-Order Section 
The.origina1 second-order section used in the filter cas- 
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cade is shown in Fig‘ 2 ,  where the amp1ifiers are trans- 
The transfer function for the second-order section is 
velopment Foundation. conductance amplifiers as described above. 
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Fig. I .  Basic trmxxiiiductance amplifier 
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-r -r 
Fig. 2. Original second-order section. The tranvxnductance ;mpllticr\ are 
of the type shown in  Fig. I. with thc transconductance control input io 
each amplifier shown explicitly. 
where the time constant 7 = C/g, and the filter quality 
factor 
1 
2(1 - a )  
e=--- 
where a = g p / ( 2 g T ) .  Typical values for the parameters 
are C = 1 pF, and lo-" Q - '  < g, < lo-' T ' ,  resulting 
in audio-frequency time constants. Sections with Q less 
than 0.707 have a purely low-pass character. while sec- 
tions with Q greater than 0.707 have a resonant peak, 
whose height increases and width decreases with increas- 
ing Q. 
C. The Cochlea 
The silicon cochlea consists of a serial cascade of the 
second-order filter sections, as shown in Fig. 3. Each fil- 
ter section has a signal input Vi,, a signal output and 
two bias voltages V, and VQ which control its time con- 
stant 7 and filter quality factor Q ,  respectively. Since the 
time constant of the filter decreases exponentially with the 
bias voltage V T ,  it is possible to configure the cascade to 
I 
Fig. 3 .  Silicon ccichlca. c o n a ~ a t i n g  of a \er id  c a x a d c  o l  second-order sec- 
t i o n \  and t i l ted bia \  l inea .  
have an exponentially increasing time constant (exponen- 
tially decreasing cutoff frequency) with distance into the 
cascade by applying a decreasing linear *'tilt" on the VT 
bias voltage seen by each filter section. The tilted line is 
easily achieved by using a thin polysilicon wire as a long 
resistor, applying appropriate voltages at the two ends 
( V,, and VTH ). and taking the bias voltages for the filter 
stages at regularly spaced intervals. A similarly tilted bias 
line is used to apply the Vu bias inputs. usually such that 
all stages have the same Q. 
Since each stage of the cascade has unity gain at dc. 
the propagating voltage signal is interpreted as a fluid 
pressure wave in the cochlea. The composite effect of 
many stages results in very steep high-frequency cutoff. 
often 100 dB/octave or more. as measured in real co- 
chleas 191. In order to qualitatively match the measure- 
ments of basilar membrane velocity. a differentiator cir- 
cuit is often appended to each output tap t o  t i l t  the low 
side of the response by 6 dB/octave. giving an overall 
asymmetric bandpass character to the outputs [ I ] .  
I n  order to model active processes in the cochlea as- 
sociated with outer hair cells. i t  is desirable to tune each 
second-order section in the cascade to have a small reso- 
nant peak ( Q  > 0.707) [ I ] ;  the resulting cascade will 
combine the eRects of the small individual resonances to 
produce a large composite "pseudoresonance," which is 
more broadly tuned than a single resonance of the same 
gain. 
111. MAJOR ISSUES 
A.  Dynamic Rcirige 
Typically, the linear range of the transconductance am- 
plifiers limits the size of input signals to about 60 mV,,,. 
With on-chip noise levels of about 0.1 mV,,, the input 
dynamic range has an upper limit of about 55 dB for a 
single section, and significantly less for a cascade. In- 
creasing the linear range of the amplifiers would increase 
the dynamic range of the silicon cochlea. 
B. Sttihilit\ Limits 
It  can easily be seen that the second-order section has 
a small-signal stability limit at CY = gp/(2g,) = 1 .  since 
at this point Q + 03. Not so obvious IS the existence of a 
large-signal stability limit, derived using a piecewise lin- 
ear approach [ I O ] ,  at the point a = 0.809, corresponding 
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Fig. 4.  Chip data illustrating small-signal and large-signal stability limits 
for a single second-order section. The input is a sine wave at the resonant 
frequency. When a is increased from 0, the second-order section becomes 
more and more resonant and the amplitude of the output increases un t i l  the 
small-signal stability limit is reached at a = 1. At this point, large-signal 
limit-cycle oscillations occur, and the amplitude of the output is large and 
constant. In order to restore small-signal behavior. i t  is necessary to reduce 
a below the large-signal stability limit of 01 = 0.809. 
to Q = 2.63. The stability of the second-order section 
may be summarized: 
0 < cy < 0.809 unconditionally stable 
small-signal stable, large-signal 
unstable 
c y > l  unstable 
0.809 < cy < 1 
and is illustrated with chip data in Fig. 4 .  
Since in practice we cannot guarantee that the input to 
each section will be small, we must operate each section 
in the unconditionally stable regime, which requires that 
cy < 0.809 and Q < 2.63 for all sections. The elimination 
of the large-signal instability is therefore an important de- 
sign objective. 
C. Device Matching 
It is well known [13] that matching in subthreshold 
MOS devices is poor; that is, the current flowing in each 
of two transistors with the same drawn geometry and bias 
conditions may differ by as much as a factor of 2 if the 
devices are small. This poor control over the parameters 
of each section can have a number of undesirable effects. 
Since the tilted polysilicon resistive wires that are used 
to bias the V, and Ve of each section are passive devices, 
we can guarantee that the bias voltages to each stage will 
decrease monotonically with distance into the cascade, al- 
though local variations in the width, thickness, and resis- 
tivity of the polysilicon wire may cause the voltage drops 
from stage to stage to be slightly nonuniform. However, 
the large random variations in the transconductance of 
each amplifier may easily destroy the monotonicity of the 
resonant frequency as a function of position. 
An even more serious problem is the effect of device 
matching on the stability of each section. In order to en- 
sure that the worst-case cy < 0.809, we should make the 
typical cy < 0.404 to allow for a factor of 2 error and still 
have all stages unconditionally stable. Thus, the typical 
second-order section in the cascade will have a Q < 0.84 
and will contribute only a very small amount of gain; most 
of the gain will be contributed by a few worst-case sec- 
tions. 
D. Compactness 
It is possible to improve the matching by increasing the 
size of the devices-the matching error decreases roughly 
as the square root of device area. However, in order to 
model real cochleas, we will need a large number of stages 
in the filter cascade, which means that the sections should 
be made as compact as possible. The desired compactness 
can be achieved by eliminating redundant circuit ele- 
ments, and by using small devices everywhere except 
where matching is important to the system-level behavior. 
IV. CIRCUIT AND LAYOUT ECHNIQUES 
In this section, we address the major issues listed above 
with circuit and layout techniques to improve the per- 
formance of the original cochlea design. 
A .  Increasing Dynamic Range 
There are a number of techniques for increasing the lin- 
ear range of subthreshold MOS transconductance ampli- 
fiers, including capacitive division and source degenera- 
tion. We have used source degeneration successfully in 
our cochlea designs, as described below. 
Fig. 5 shows a transconductance amplifier with source 
degeneration via diode-connected transistors, one on each 
side of the differential pair. It can easily be shown that 
where 
(no diodes) 
K, = K ' / ( K  + 1)  (one diode per side) r' K ' / ( K ~  + K + 1) (two diodes per side). 
For a typical value of K = 0.7, we expect degeneration 
with one diode per side to widen the linear range by a 
factor of 2.4, and expect degeneration with two diodes 
per side to widen the range by a factor of 4.4. Data from 
subthreshold transconductance amplifiers are shown in 
Fig. 6 .  
The price for the increased linear range is a decrease in 
the common-mode operating range and increased thermal 
noise injection. For a normal transconductance amplifier 
(no diodes) in subthreshold operation in a follower con- 
figuration, the inputs must be constrained between V,,,, + 
V d J s a t / ~  and Vdd - Vd,\at in order to keep the bias transis- 
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(a) 
Fig. 5 .  Wide-range-input transconductance amplifier. (a) Schematic, with 
one diode per side. (b) Symbol. 
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Fig. 6 .  Data from transconductance amplifiers with zero, one, and two 
source-degeneration diodes per side. Increasing the number of diodes per 
side increases the width of the response. 
tor and the mirror transistors in saturation. For a typical 
bias condition of vb,,, = 0.8 V,  V,,,,, = 100 mV, and V,, 
= 5 V, the common-mode level can be between 0.9 and 
4.9  V for proper operation. A similar analysis has been 
performed on the wide-range-input variations, and the re- 
sults are summarized below: 
# diodes per side linear range common-mode operating range 
0 60 mV,, 0.9-4.9 V 
1 144 mV,, 2.1-4.9 V 
2 264 mV,, 3.9-4.9 v 
We find that the amplifier with one diode per side gives 
a reasonable increase in linear range without undue re- 
strictions on the common-mode operating range, for a 
modest improvement in the input dynamic range of about 
7.6 dB. 
A proposed symbol for the wide-range-input transcon- 
ductance amplifier is shown in Fig. 5 ;  this symbol is usu- 
ally used only when necessary to distinguish a wide-range- 
input transconductance amplifier from other transcon- 
ductance amplifiers in a circuit. 
B. Eliminating the Large-Signal Instability 
In order to achieve a high Q in a second-order section, 
gQ must be nearly twice as large as g,. However, increas- 
ing the transconductance gQ results in an increase in the 
saturation current &,asQ (equation (3)), causing the second- 
order section to become large-signal unstable when the 
saturation current Ihld\Q > 1 .62Zb,,,7. 
The large-signal instability may be eliminated by in- 
creasing the linear range (and hence the saturation cur- 
rent) of the amplifiers in the feedforward direction, while 
keeping the feedback amplifier range narrow, as shown in 
Fig. 7. The transconductance of the feedback amplifier g Q  
can then be up to twice as large as the transconductance 
of the feedforward amplifiers g,, while the saturation cur- 
rent lbld\o is less than l .62 times as large as Ibla\,. 
It is apparent that the ratio of feedforward linear range 
to feedback linear range must be at least 2 /  1.62 = 1.23 
in order to eliminate the large-signal instability. This con- 
dition is easily achieved by using a conventional amplifier 
in the feedback direction, and wide-range amplifiers with 
one diode per side in the feedforward direction, as shown 
in Fig. 7 ,  for a width ratio of 2.4; another good variation 
is to use two diodes per side in the feedforward direction 
and one diode per side in the feedback direction, for a 
width ratio of 4 .4/2.4 = 1.83. 
C. Improving Matching 
The traditional methods for improving matching [ 1 11 
include making devices larger to reduce the effect of pro- 
cess variations, placing match-sensitive devices close to 
each other to reduce the effect of gradients in process pa- 
rameters and temperature, and common-centroid tech- 
niques, in which devices to be matched are duplicated and 
connected in parallel around a central point to eliminate 
the effect of gradients to first order. These techniques are 
applicable to the present work. However, since we want 
to put many stages on a single chip, we must devote the 
silicon area within the cell to those devices whose match- 
ing has the greatest effect on the system performance. 
In the case of the silicon cochlea, the bias transistors 
are the most critical devices, since they have the greatest 
effect on the transconductance of the amplifiers, and thus 
the resonant frequency and quality factor of each section. 
Mirror-transistor mismatch also affects the transconduc- 
tance value, but only half as much as the corresponding 
inaccuracy in the bias transistor. Mismatches in the dif- 
ferential-pair transistors and mirror transistors will also 
cause a random voltage offset in the output of each stage, 
but this offset is not a serious problem in many applica- 
tions. It can be shown that the optimum control of trans- 
conductance is achieved for a given total area when the 
bias transistor is twice as large as the individual mirror 
transistors. In our test chips, other layout considerations 
make it convenient and useful to make the mirror and dif- 
~ 
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Fig. 7. Elimination of the large-signal instability by using wide-input-range 
amplifiers in the feedforward path and a standard amplifier in  the feedback 
path. 
ferential-pair transistors small (6 pm X 6 pm) and to de- 
vote four to eight times as much area to bias transistors. 
Controlling the Q of a second-order section implies 
controlling the value of cy = g a / ( 2 g , ) .  Since the Q is 
such a sensitive function of cy, it is reasonable to consider 
devoting silicon area to a common-centroid structure. A 
brute force approach would require duplicating each of 
the three bias transistors, laying the six transistors out in 
a hexagonal arrangement around a central point, and con- 
necting the pairs together in parallel. However, a detailed 
analysis will reveal that, for equal capacitances in the sec- 
ond-order sections, it is important only for the transcon- 
ductance gQ to match the sum of the two feedforward 
transconductances, not the individual transconductances. 
So a more efficient approach which achieves the same ob- 
jective is to duplicate only the feedback bias transistor, 
and juxtapose this pair of transistors with the feedforward 
bias transistors in a “pseudoquad” formation, as shown 
in Fig. 8.  
A final improvement is related to the fact that in the 
original design, we are relying on an identical tilt on the 
V ,  and VQ lines to achieve a uniform Q at each stage. It 
is considerably easier to use the same tilted bias line V,, 
and to vary the transconductance of the feedback amplifier 
by varying the source of the bias transistor instead of the 
gate, as shown in Fig. 9; this scheme requires only one 
tilted polysilicon line ( V , )  and a global nontilted Q con- 
trol line which should be made of metal since it must sup- 
ply the bias current from all the feedback amplifiers. This 
“Q-source control” would seem at first to be a trivial 
modification but it has a number of important benefits: 
1) the tuning problem has been reduced from four de- 
grees of freedom to three; 
2) two input parameters (VQL and VQ,) which had to be 
tuned relative to other parameters (V,, and V,, 1 have 
been replaced by a single absolute parameter e,, 
which is tuned with respect to ground, which sim- 
plifies chip testing considerably; 
Fig. 8. A “pseudoquad” structure formed by duplicating the Q bias tran- 
sistor and juxtaposing the resulting transistor pair with the 7 bias transis- 
tors. 
( , I ,  
- 
Fig. 9. Q-source control. The externally provided voltage V p  allows a 
gtobal scaling of the feedback amplifier current I ,  with respect to I , .  
3) another source of error in cy has been eliminated, 
namely the fluctuations in the resistivity and dimen- 
sions of the Va polysilicon wire, which were uncor- 
related with the fluctuations of the V ,  polysilicon 
wire. 
D. Compactness 
It is possible to eliminate two redundant transistors in 
the original circuit by observing that the first feedforward 
amplifier and the feedback amplifier have a common out- 
put node. Whenever this situation occurs, a single current 
mirror can be shared between the two differential pairs, 
as shown in Fig. 10. 
Another important observation relates to the conversion 
from fluid pressure to membrane velocity, which is usu- 
ally done with a high-pass or bandpass circuit. It is ap- 
parent in Fig. 2 that the output current of the rightmost 
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(a) (b) 
Fig. I O .  Sharing a current mirror between two amplifiers with a common output node. (a) The differential output currents from 
two transconductance amplifiers are summed at the common output node via Kirchoff's current law. (b) The branch currents in 
the differential pairs are summed before computing the difference via the current mirror. The two schemes are equivalent. 
U I 
Fig. 1 1 .  Current copy techniques. (a) Direct current copy. (b) Scaled unidirectional current copy. The roles of  V,,,, and V,,,,,, 
are interchangeable; as shown. the circuit is designed to provide an amplified current copy for V\Ld,c < V,,,,. 
E. The Improved Design 
Fig. 12 shows a schematic of an improved second-order 
section which incorporates all of the above circuit tech- 
niques, namely source-degenerated wide-range-input am- 
plifiers in the forward direction only, Q-source control, 
large bias transistors in a pseudoquad configuration (as 
evidenced by the duplicate bias transistor in the feedback 
amplifier), shared current mirror, and a scaled unidirec- 
tional current copy. 
Fig. 12. Schematic of improved second-order section 
feedforward amplifier is related to the output voltage of 
the section by Z, = sCV,,,, i.e., the output current is 
proportional to the time derivative of the output voltage. 
There is no need to devote extra circuitry to the time- 
derivative operation, since it is already being done by the 
output amplifier, provided that we are willing to accept 
the result in the form of a current instead of a voltage. In 
order to use this current as the input to a subsequent com- 
putation, or to observe the current from off-chip, it is nec- 
essary to make a copy of it, as shown in Fig. 1 l(a). If a 
unidirectional current is acceptable, then a single transis- 
tor can be used to make a scaled copy of the current, as 
shown in Fig. 1 l(b). We often tilt the Vs,,,, line in order 
to give approximately equal peak current at each tap. 
V .  TEST RESULTS 
A typical silicon cochlea test chip is built in the MOSIS 
TinyChip frame (2.22 mm X 2.25 mm) in a standard 
double-poly double-metal 2-pm CMOS technology. Typ- 
ical projects contain between 43 and 5 1 cochlea stages, in 
two rows of about 25 stages each. 
The outputs are observed using a scanner (serial analog 
multiplexer), which serially switches each of the cochlea 
outputs onto a single pin [12]. The scanner allows the 
demonstration of real-time traveling waves, facilitates au- 
tomated data acquisition, and allows larger designs with- 
out the need for more pins. 
Most of our chips scan out both the voltage correspond- 
ing to fluid pressure and the current corresponding to 
membrane velocity. The output voltage of each second- 
order section is buffered by a fast voltage follower to pre- 
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Fig. 14. Contribution from each tap. (a) Early layout. (b) Improved layout. 
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Fig. 15. Natural frequency profile. (a) Early layout. (b) Improved layout 
vent excessive capacitive loading and switching noise 
which would disturb the cochlea operation. The currents 
are usually scanned out into an off-chip current-sense am- 
plifier, which converts the current into a voltage signal. 
In order to show the effectiveness of the circuit tech- 
niques in improving the performance of the silicon CO- 
chlea, results are presented for two chips-an early chip 
which used an unsophisticated layout, and a later chip with 
the improvements as described above. In the early layout, 
all transistors were 6 pm x 6 pm. In the improved layout, 
all transistors were 6 pm X 6 pm except for the bias tran- 
sistors which were 12 pm x 12 pm. 
In Fig. 13, the frequency response curves for all volt- 
age signal taps are shown for both early layout and the 
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Fig. 17. Frequency response at each current tap (improved layout) 
improved layout. Each curve represents the composite 
transfer function from cochlea input to the selected tap, 
including the effects of all taps in between. 
The contribution from an individual tap is manifested 
in the difference in the log-scale plot of adjacent compos- 
ite curves. Fig. 14 shows the derived individual transfer 
functions for the two designs. The severe effect of mis- 
matching in the Q parameter is very evident in the data 
from the early layout; a few worst-case taps are clearly 
dominating the behavior of the entire cascade. 
It is a simple matter to fit the canonical transfer function 
of ( 5 )  to each of the individual transfer functions. Fig. 15 
shows a plot of natural frequency versus tap number for 
the two chips. The downward tilt in the plot corresponds 
to the decreasing natural frequency with distance into the 
cascade. 
Fig. 16 shows a plot of quality factor Q versus tap num- 
ber for the two chips. The worst-case taps are clearly ev- 
ident in the data from the early layout. In the later layout, 
the improved matching has made it possible to tune the 
typical Q to a slightly higher value, with much better 
worst-case behavior than that of the early layout. The 
standard deviation about the mean has been reduced by 
about 40 % . 
699 
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Finally, Fig. 17 shows a plot of the current output sig- 
nal corresponding to membrane velocity for each tap of 
the improved layout. Each curve has the desired asym- 
metric bandpass shape. 
The power consumption of the chips is 7.5 mW with 
the scanner running at 1.2 kHz and the follower buffers 
biased above threshold. The power consumption of the 
51-stage cochlea itself is 11 pW; 99.9% of the power con- 
sumption in normal operation is devoted to making the 
results of the computation externally observable. 
VI. CONCLUSIONS 
The silicon cochlea based on a cascade of second-order 
filter sections is capable of excellent performance and is 
more compact than any known alternative. A thorough 
investigation of the important design issues has led to lay- 
out and circuit design techniques that improve the per- 
formance of this subthreshold analog VLSI system to the 
point where high-level system behavior can be well con- 
trolled, even though the precision of the individual de- 
vices is limited. 
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